I. INTRODUCTION
HE demand for circuits that can operate at very low T power supply voltages (i.e., between 1 and 2 V) is very high. Most important are the battery-operated systems, but new submicron technologies also require the use of a decreased power supply voltage. When, at these very low power supply levels, an analog integrated circuit is needed, the choice is limited. For bipolar circuits there are some techniques available [ 11, but in CMOS the switched-capacitor technique is the only technique that can be used in practice to achieve good quality circuits. This paper deals with the design of a switched-capacitor filter for a very low power supply voltage in a standard CMOS process. A new technique for very low voltage switched-capacitor circuits, called switched-opamp, is introduced. The emphasis in this work is on the low operating voltages and the low power consumption that can be achieved in battery-operated systems with switched-opamp and on how this technique enables the use of switched-capacitors at very low voltages in technologies where this was impossible before.
The use of switched capacitor filters is very attractive because they achieve a high filter accuracy with a low distortion. Even at low power supply voltages, the quality of both parameters is fairly independent of the power supply. This is in contrast to e.g., gm-C filters where the linearity of the OTA's is highly dependent on the available power supply voltage [2] and where the distortion increases rapidly when the Manuscript received December 13, 1993; revised March 29, 1994 . power supply voltage is decreased to very low voltages. The distortion in switched-capacitor filters is mainly determined by the linearity of its capacitors when the amplification of the OTA is high enough. These capacitors are very linear and their linearity is not influenced by the power supply level. Consequently a THD of -70 dB is achievable down to a 2.5 V power supply for the full output swing of the OTA's, i.e., the output range in which they deliver a high amplification [3]. However, the performance reduces drastically at a very low power supply voltage, due to the reduction of the signal swing caused by the switches. Special techniques, different from the standard switched-capacitor design, have to be used to overcome this problem.
Until now switched-capacitor circuits at very low voltages could only be realized either in a special process with extra low V, transistors or by using an on-chip voltage multiplier. In this paper, the switched-opamp technique is presented and its capabilities are demonstrated with a practical example. This technique can be used in a standard CMOS process and it has no need for voltages higher then the power supply. In the switched-opamp technique critical switches are eliminated and replaced by opamps which are switched on and off. This paper deals in depth with the performance of switches at low and very low voltages. The existing techniques for switched-capacitors at very low voltages are discussed and their possibilities and disadvantages are pointed out. In the next part, the principles of the switched-opamp technique are fully discussed. The practical design of a switchable opamp is presented and finally, as an example of a switchedopamp circuit, the realization of a full switched-opamp filter is described. The realized filter is a lowpass biquad clocked at 115 kHz and it has a cut-off frequency of 1.5 kHz. The power supply voltage is 1.5 V . It is realized in a 2.4-pm nwell standard CMOS process with V, = f 0 . 9 V. The filter shows a THD of -60 dB for a voltage swing of 600 mV,,,.
SWITCHED-CAPACITOR AT VERY Low VOLTAGES

A. Limitations
The following devices must be available for the realization of a switched-capacitor circuit: a capacitor, an OTA or an opamp and a switch. The operation of a poly-poly capacitor is always independent of the power supply level. Opamps and OTA's for switched-capacitors can be realized in a CMOS down to very low power supply voltages. Fig. 1 
A typical switched-capacitor switch consists of complementary driven NMOS and PMOS transistors of minimal size. The NMOS transistor conducts were the PMOS does not and vice versa and rail-to-rail operation is possible. (4) gives the conductivity of the transistors in function of the power supply voltage Voo and the source voltage Vs which is equal to the signal that has to be switched. The conductivity of a minimum size complementary switch is given in Fig. 2 as a function of the voltage to switch. It is given for the 2.4 p m process in which the filter presented in this paper is realized. The power supply voltage is 5 V and the picture shows clearly that rail-torail operation is possible. In that case the maximal applicable swing is only limited by the output swing of the OTA given 5 v.
Conductivity of a minimum size complementary switch for
The maximal resistance of a switch must be high enough because it has, in combination with the switched capacitor, a big influence on the speed performance of the switchedcapacitor circuit. A maximal resistivity of about 10 kR is accepted for most applications. Fig. 3 represents the maximal resistivity of a complementary switch as a function of the power supply voltage. The use of a switch which is not minimum size can compensate for the increased resistivity caused by a reduction of VDD. First, the PMOS must be enlarged until both transistors have equal conductivity and from then on both transistors must be scaled up. Larger switches, however, give rise to a larger clock feedthrough, an often unwanted effect. This effect is unavoidable, but it is limited because the clock signal voltage has been lowered at the same time. When designing a low voltage switchedcapacitor circuit, one must make a compromise between high speed and high clock feedthrough or low speed and low clock feedthrough, resulting in the use of big or small switch transistors, respectively. Making this tradeoff becomes harder and harder for lower power supplies because the resistivity increases faster than the power supply decreases. When the power supply reaches VT, + lVTpl, the resistivity becomes infinite and rail-to-rail operation is not possible anymore. The conclusion is that the standard switched-capacitor techniques can be used down to a power supply voltage which is equal to as a rule of thumb, switched-capacitor circuits can be realized quite well in standard CMOS technologies down to a 3 V power supply. Lower voltages will require a special design to overcome the problems of the increased switch resistance.
The maximal resistance becomes infinite because there is no overlap region anymore where both transistors conduct. Consequently, either the NMOS or the PMOS must be used as switch and this can only be done in a limited signal range. Fig. 4 depicts this situation. It is the same as Fig. 2 but now VDD = 1.5 V. The use of an NMOS device as single transistor switch is preferable because it has a better conductivity than a PMOS and in almost all processes V,, is lower than, or at least equal to, V T~. ( 5 ) is the necessary clock signal voltage of for NMOS switch. VDSsat,, is again, as in ( 2 ) , the boundary set by the output swing of the OTA. VDSsat,n + Vsu,ing is the maximal source voltage VS that has to be switched with a conductivity larger than gDSn,min. A of 10 makes the term equal to a VDSsat for a conductivity of 50 p~. These are acceptable values for a single device NMOS switch used in a very low voltage application. A of 10 results in a clock feedthrough that is only 1.5 times higher than the clock feedthrough of a complementary switch driven at 5 V.
A comparison between (1) and (2) shows that it is possible to achieve rail-to-rail operation with a CMOS OTA if VT, or IVT,I < *.
(5) shows that a single device NMOS switch does not allow rail-to-rail operation. An extra voltage drop, equal to VT,, is always needed. An NMOS transistor is the only switch that is suited for very low voltage applications. These circuits can therefore only be realized with a reduced swing. The swing that can be applied at very low voltages is, however, far too small for any useful application.
B. Existing techniques
There are two known techniques that solve this problem.
One is enlarging Vslving by using a dedicated process which has a special low V, NMOS. In [4] an extra NMOS with VT = 0.2 V is used. With this switch a voltage swing of 1 V is obtained for VDD = 1.4 V. The low V, gives rise to high unwanted leakage currents, resulting in a deformation of the transfer characteristics. This is not an unacceptable problem. It is the high cost of a dedicated process which makes this technique used only in occasional cases.
The only other available technique is the on-chip generation of a voltage higher than the power supply by means of a voltage multiplier [5] . This is, of course, an obvious solution but it can be seen from the previous paragraph that it is not necessary to let the complete switched-capacitor circuit run on this higher voltage. Only the switches have to be driven on a higher voltage. This greatly simplifies the design of the voltage multiplier and makes its size acceptable. In [6] and [7] , this technique is used. The voltage multiplier needed for these circuits is derived from the EEPROM technology [8], [9] . In these circuits, the switches are always single device NMOS switches. Using complementary switches would be pointless because the overlap region would be situated outside the power supply range. The disadvantage of this technique is primerally its need for a voltage multiplier, a power and area consuming circuit. Furthermore, the use of higher voltages is not allowed anymore in advanced submicron CMOS technologies and in the future, all circuits will have to be true low or very low voltage designs.
THE SWITCHED-OPAMP TECHNIQUE
The basic idea of the switched-opamp technique is that ( 5 ) does not hold for all switches in a switched-capacitor circuit. Most switches do not require more power supply than an OTA l F*l + V, " , Fig. 5 . A switched capacitor inverting integrator with NMOS switches or opamp does. Those switches which do require more can be replaced by switchable opamps. Fig. 5 gives the topology of a switched-capacitor inverting integrator, the basic building block for switched-capacitor filters. Switches S Z , 5'3, and S, are on one side connected to either the reference voltage V&F or a node on virtual ground, which is also kept on VREF by the feedback system.
The maximal source voltage VS is not VDSsat,n + Vqwzng for these switches but VREF, equal to V D S~~~,~ + -, resulting in (only for S2, S3, and S,) (6).
The only switch that has to be able to switch the total signal swing is the input switch SI. It is connected to the output of the OTA of the previous stage. The minimum power supply for this switch is given by (7). Just eliminating this switch is not possible. Switch S3 would then short the output of the preceding OTA during clock phase $2. This can, however, be solved by disabling the driving force of the OTA during 4 2 . This is only possible if the OTA has to drive and integrate in the same phase. It is obvious that integrating is not possible when the OTA is turned off. As a result, a noninverting delay element has to be inserted everywhere where this problem occurs, resulting in an overhead of about 1.5 times more opamps. The power consumption decreases, however, to 0.75 of its original value because the opamps are switched off for 50% of the time. In Fig. 6 , the topologies for a switchedcapacitor and a switched-opamp low-Q lowpass biquad are presented. An extra non-inverting delay of half the clock period, realized with amplifier AS, has to be added to the switched-opamp version.
(8) gives the voltage swing that is achievable with switchedopamps in function of the power supply and the VT'S. The bulk effect must be included in V & , From this relation it is clear that a swing of VDD -2 . V D S~~~ can be achieved when rail-to-rail operation is possible. As a result, an NMOS input pair is used. The switched-opamp technique can be used for all switchedcapacitor circuits in which all switches either switch the output voltage of an OTA or else are connected to the reference voltage, directly or virtually. This means that almost all switched-capacitor circuits can be converted to an equivalent switched-opamp circuit.
IV. DESIGN OF A SWITCHABLE OPAMP
An OTA or opamp can be switched with its bias currents. In Fig. 7 , the circuit of a switchable Miller-opamp is given. This opamp is used in our example. The Miller-compensated opamp structure is preferred in this very low voltage application over the one-stage folded cascode OTA structure, which is often used in standard switched-capacitor circuits [lo] . The twostage Miller structure gives a high amplification with only two transistors in the output stage which delivers the maximal possible signal swing.
The switch transistor MIo can short-circuit the current mirror M8,M5,M7. This PMOS switch operates with any power supply voltage larger than IV&I + V D S~~~ because its source is connected to the power supply. A high clock signal makes the conductivity of A410 equal to 0 and the current For a high switching speed however, M8 must be relatively large because it has to charge the capacitance C G S , t o t when the opamp is tumed on. (9) gives the time constant for the total capacitance of the current mirror combined with the conductivity of Ma working as a diode, assuming a fixed size for M , and M7. This equation shows that Ma is best about as big as the total size of the transistors which it is driving ( a = 1 + b). The size of is determined by its resistivity when it is turned on. This must be a fraction of the resistivity of Mg. Due to the higher gate source voltage VGS which is applied to Ml0, this is fulfilled when is equal to M8.
Although it is possible to turn off the opamp by tuming off its supply currents, this is not enough. Special care has to be given to the output impedance and the compensation capacitors. The output impedance of the opamp has to be high in the off state. Compensation capacitors may not be charged or discharged during switching because their time constant is very high and consequently the maximal switching speed would then be very low. Me is the amplifying transistor in the Miller compensated output stage. The dc current flowing through this transistor is not changed when the current source M5 is tumed off and the capacitors Cc and CL will be discharged during the off period. This unacceptable behavior can be avoided if the current pad through Me is interrupted as well. This is the function of Mg, a small switchable resistor. The size of MCJ is defined by two specifications. First of all, the voltage over Mg must be small in the on state because the swing is directly decreased with twice this value. 20 mV is about the maximal voltage that can be accepted. Secondly, this resistor may not degrade the amplification of the output stage significantly. Herefore g D S , M g must be a lot higher than Not only the switches MCJ and Mlo must be fast enough to avoid an uncontrollable loss of charge. The clock signal itself must also be fast enough. The moment when M5 is switched off must be synchronized with the switch-off moment of MG, otherwise the feedback path over the opamp is interrupted this means that Me is turned off faster than Ms when the slope of the clock signal is too slow. Depending on the power supply voltage and the gap between the threshold voltages, a transition time between 1-10 ns is needed, a value easy to achieve on-chip.
V. REALIZATION OF A SWITCHED-OPAMP FILTER
The second order low-Q lowpass biquad from Fig. 6 has been implemented, as an example, with a bandwidth of 1.5 kHz and a clock frequency of 115 kHz. The clock frequency value is imposed by the application and no special design effort towards a high clock speed has been made. It is implemented in a 2.4-pm CMOS process. The most important parameters are given in Table I . The relatively high V -' s make this process not ideally suited for low voltage application, but in this way it is shown that very low voltage switched-capacitor design is possible with all standard CMOS processes. The chip is designed for a power supply voltage VDD of only 1.5 V.
According to (8), rail-to-rail operation is not possible and the reference level VREF has to be chosen below v D D / 2 . The reference level is set by the maximal resistivity of the single device NMOS switch which has been chosen to be 20 kR. The switches have as a result a W / L of 10. With (6) the reference level is found as 0.425 V. The opamp can only handle this value when its input transistors are used in weak inversion. The voltage swing, set by the lower output boundary of the opamp, is 0.55 VPtp.
The transistor sizes for the opamp are determined by speed and stability requirements. The output of the opamp has to reach its final value with a fault smaller than 0.1% without overshooting within half a clock period. This must, of course, be achieved for the highest possible signal change. From these specifications, the required GBW is derived. With the Miller structure, slewing of the opamp is unavoidable [ l l ] . The opamp is allowed to slew for 1/3 of the time and the GBW, related to the settling time, therefore has to be 1 MHz. The load capacitor CL is taken equivalent to 10 pF, the maximal value on any output node. Table I1 gives the transistor sizes, Table 111 , the simulated opamp specifications. The capacitor values are given in Table IV . Special attention has to be given to the switch resistor at the input of the circuit. It cannot be replaced with a switchable opamp because it is not preceded by one. Two input structures were implemented. The first one still uses a switch clocked at a higher voltage. This is shown in Fig. 6 . It was used during the testing of the rest of the circuit. Fig. 9 shows a true, very low voltage solution. The input switch and capacitor are replaced by a large external resistor, making the input current driven. In this design, the input resistor is 1 MR. The circuit now starts with an active RC part which is not tuned. This has, however, no influence on the frequency response of filters. Only the overall amplification depends on the absolute value of the RC time constant. This replacement of a simulated resistor by a real resistor is not possible when there is a capacitor or the combination of a capacitor and a resistor required at the input. In these cases the input structure with the resistor can still be used if an extra noninverting amplifier is added at the input. Fig. 10 is a microphotograph of the realized circuit. The total chip area is 2.1 mm'. It contains 3 opamps, switches, capacitor banks, and an output buffer. The area per pole is 0.57 mm'. The measured filter transfertfunction is given in Fig. 11 . The simulated bandwidth is 1534 Hz; the measured bandwidth is 1541 Hz. This indicates that the transfertfunction has a very high accuracy, a property that can be expected from a switched-capacitor filter.
VI. EXPERIMENTAL RESULTS
According to (6), the swing is 0.55 Vptp. Fig. 12 is a plot of the total harmonic distortion (THD) in function of the applied signal swing. The THD is -64 dB for the predicted + Fig. 9 . Switched-opamp input structure with a resistor. signal swing. Up to 0.6 Vptp, the THD is less then -60 dB. Fig. 13 displays the THD versus the clock speed. The distortion increases rapidly for clock frequencies higher than 115 kHz. This speed limitation is imposed by the high onresistance of the switches together with the low GBW of the OTA's. Their values were chosen in accordance with the design specification for the clock frequency.
The measured equivalent input noise is 140 pV,,,. This gives a dynamic range of 69 dB. The power consumption is 
VII. CONCLUSIONS
In this paper a new technique, called switched-opamp, has been presented. This technique is used for the realization in CMOS of switched-capacitor circuits which operate at very low power supply voltages (1-2 V).
The behavior of OTA's and switches at very low voltages has been fully analyzed in this paper. From this analysis it becomes clear that the OTA's and most of the switches in a switched-capacitor circuit can be used without any problem in very low voltage applications. With the introduction of the switched-opamp technique it is shown how the few switches which are unable to operate at very low voltages can be eliminated and replaced by switchable opamps. In this way it becomes possible to realize true, very low voltage switchedcapacitor circuits in a standard CMOS process without the use of a voltage multiplier. This was not possible before.
A second order lowpass biquad has been implemented in the switched-opamp technique. Herefore a switchable opamp has been designed. The filter has a bandwidth of 1.5 kHz; it is clocked at 115 kHz. The filter operates at a power supply voltage of only 1.5 V. The filter has a total harmonic distortion of only -64 dB for the designed output swing of 550 mVPtP.
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